anonymous
  • anonymous
Can anyone help with Lab 3: Logic Gate Implementation? I know that I need (A or B) and C setup. But I don't know how to do exactly in this diagram; it's confusing me. https://6002x.mitx.mit.edu/courseware/6.002_Spring_2012/Week_3/Logic_Gate_Implementation/
MIT 6.002 Circuits and Electronics, Spring 2007
  • Stacey Warren - Expert brainly.com
Hey! We 've verified this expert answer for you, click below to unlock the details :)
SOLVED
At vero eos et accusamus et iusto odio dignissimos ducimus qui blanditiis praesentium voluptatum deleniti atque corrupti quos dolores et quas molestias excepturi sint occaecati cupiditate non provident, similique sunt in culpa qui officia deserunt mollitia animi, id est laborum et dolorum fuga. Et harum quidem rerum facilis est et expedita distinctio. Nam libero tempore, cum soluta nobis est eligendi optio cumque nihil impedit quo minus id quod maxime placeat facere possimus, omnis voluptas assumenda est, omnis dolor repellendus. Itaque earum rerum hic tenetur a sapiente delectus, ut aut reiciendis voluptatibus maiores alias consequatur aut perferendis doloribus asperiores repellat.
jamiebookeater
  • jamiebookeater
I got my questions answered at brainly.com in under 10 minutes. Go to brainly.com now for free help!
anonymous
  • anonymous
OR means parallel and AND means series.now put your MOSFETs in that manner and wire up the voltage source to G means voltage source A to G of MOSFET A..this will give you the desired output.you can check the figure 6.24 in the text book.

Looking for something else?

Not the answer you are looking for? Search for more explanations.