• anonymous
I am unsure the proper way to set up the initial equations on this. I do not need answer, just help setting up. I am unsure how to handle the parallel portion in this. Do I use KLR first or is this like the time constant where I can find total circuit resistance then solve with capacitance information?
MIT 6.002 Circuits and Electronics, Spring 2007
  • Stacey Warren - Expert
Hey! We 've verified this expert answer for you, click below to unlock the details :)
At vero eos et accusamus et iusto odio dignissimos ducimus qui blanditiis praesentium voluptatum deleniti atque corrupti quos dolores et quas molestias excepturi sint occaecati cupiditate non provident, similique sunt in culpa qui officia deserunt mollitia animi, id est laborum et dolorum fuga. Et harum quidem rerum facilis est et expedita distinctio. Nam libero tempore, cum soluta nobis est eligendi optio cumque nihil impedit quo minus id quod maxime placeat facere possimus, omnis voluptas assumenda est, omnis dolor repellendus. Itaque earum rerum hic tenetur a sapiente delectus, ut aut reiciendis voluptatibus maiores alias consequatur aut perferendis doloribus asperiores repellat.
  • schrodinger
I got my questions answered at in under 10 minutes. Go to now for free help!
  • anonymous
1 Attachment
  • nick67
I suppose you have to characterize this circuit in the frequency domain, so just use capacitor reactance (1/jwC)
  • anonymous
convert the C to it's equivalent reactive impedance and then use the voltage divider rule to find the voltage drop in terms of vi and so in the final ratio vi should get canceled and you should be left with a frequency (or time) based term.

Looking for something else?

Not the answer you are looking for? Search for more explanations.