• anonymous
there's something called setup time and hold time for a circuit....... what if the length of clock is less than any of these times? what would the output be?
MIT 6.002 Circuits and Electronics, Spring 2007
  • chestercat
See more answers at
At vero eos et accusamus et iusto odio dignissimos ducimus qui blanditiis praesentium voluptatum deleniti atque corrupti quos dolores et quas molestias excepturi sint occaecati cupiditate non provident, similique sunt in culpa qui officia deserunt mollitia animi, id est laborum et dolorum fuga. Et harum quidem rerum facilis est et expedita distinctio. Nam libero tempore, cum soluta nobis est eligendi optio cumque nihil impedit quo minus id quod maxime placeat facere possimus, omnis voluptas assumenda est, omnis dolor repellendus. Itaque earum rerum hic tenetur a sapiente delectus, ut aut reiciendis voluptatibus maiores alias consequatur aut perferendis doloribus asperiores repellat.

Get this expert

answer on brainly


Get your free account and access expert answers to this
and thousands of other questions

  • anonymous
setup time is the amount of time, the data has to be held stable before active clock edge. hold time is the amount of time, the data has to be held stable after active clock edge. to avoid setup time violations: ================= clock period > ff propagation delay + combi logic delay + setup time + max clock skew. so with your scenario setup time violation occurs and hence metastable state. to avoid hold time violations: ================ hold time <= ff prop delay + combi logic delay - max clock skew from the equation hold time doesnot depend on clock period. but still with your scenario... there are chances that there will be timing violations in the subsequent paths
  • anonymous
well......i donno any of those terms

Looking for something else?

Not the answer you are looking for? Search for more explanations.