Here's the question you clicked on:

55 members online
  • 0 replying
  • 0 viewing

A.Avinash_Goutham

  • 3 years ago

there's something called setup time and hold time for a circuit....... what if the length of clock is less than any of these times? what would the output be?

  • This Question is Closed
  1. praveenroyg
    • 3 years ago
    Best Response
    You've already chosen the best response.
    Medals 1

    setup time is the amount of time, the data has to be held stable before active clock edge. hold time is the amount of time, the data has to be held stable after active clock edge. to avoid setup time violations: ================= clock period > ff propagation delay + combi logic delay + setup time + max clock skew. so with your scenario setup time violation occurs and hence metastable state. to avoid hold time violations: ================ hold time <= ff prop delay + combi logic delay - max clock skew from the equation hold time doesnot depend on clock period. but still with your scenario... there are chances that there will be timing violations in the subsequent paths

  2. A.Avinash_Goutham
    • 3 years ago
    Best Response
    You've already chosen the best response.
    Medals 0

    well......i donno any of those terms

  3. Not the answer you are looking for?
    Search for more explanations.

    • Attachments:

Ask your own question

Sign Up
Find more explanations on OpenStudy
Privacy Policy