A community for students.
Here's the question you clicked on:
 0 viewing
A.Avinash_Goutham
 2 years ago
there's something called setup time and hold time for a circuit.......
what if the length of clock is less than any of these times?
what would the output be?
A.Avinash_Goutham
 2 years ago
there's something called setup time and hold time for a circuit....... what if the length of clock is less than any of these times? what would the output be?

This Question is Closed

praveenroyg
 2 years ago
Best ResponseYou've already chosen the best response.1setup time is the amount of time, the data has to be held stable before active clock edge. hold time is the amount of time, the data has to be held stable after active clock edge. to avoid setup time violations: ================= clock period > ff propagation delay + combi logic delay + setup time + max clock skew. so with your scenario setup time violation occurs and hence metastable state. to avoid hold time violations: ================ hold time <= ff prop delay + combi logic delay  max clock skew from the equation hold time doesnot depend on clock period. but still with your scenario... there are chances that there will be timing violations in the subsequent paths

A.Avinash_Goutham
 2 years ago
Best ResponseYou've already chosen the best response.0well......i donno any of those terms
Ask your own question
Sign UpFind more explanations on OpenStudy
Your question is ready. Sign up for free to start getting answers.
spraguer
(Moderator)
5
→ View Detailed Profile
is replying to Can someone tell me what button the professor is hitting...
23
 Teamwork 19 Teammate
 Problem Solving 19 Hero
 Engagement 19 Mad Hatter
 You have blocked this person.
 ✔ You're a fan Checking fan status...
Thanks for being so helpful in mathematics. If you are getting quality help, make sure you spread the word about OpenStudy.