Here's the question you clicked on:

55 members online
  • 0 replying
  • 0 viewing


  • 3 years ago

How do you know when to add the an inverter to the output of a complex CMOS logic gate? I always go directly to the pull down network, then take the dual for the pull up network, but then I usually add the inverter; But some examples I have seen do not do this.

  • This Question is Open
  1. praveenroyg
    • 3 years ago
    Best Response
    You've already chosen the best response.
    Medals 0

    Depends on your approach either way is ok. but its always good to think in terms of number of transistors being used. say u have (ab+cd')' its dual will be (a'+b')(c'+d). compare the number of transistors used in both the implementations and decide which one will uses lesser number. because when you are actually working on a chip design, even a single transistor will effect the design

  2. Not the answer you are looking for?
    Search for more explanations.

    • Attachments:

Ask your own question

Sign Up
Find more explanations on OpenStudy
Privacy Policy