Got Homework?

Connect with other students for help. It's a free community.

  • across
    MIT Grad Student
    Online now
  • laura*
    Helped 1,000 students
    Online now
  • Hero
    College Math Guru
    Online now

Here's the question you clicked on:

55 members online
  • 0 replying
  • 0 viewing

tdabboud Group Title

How do you know when to add the an inverter to the output of a complex CMOS logic gate? I always go directly to the pull down network, then take the dual for the pull up network, but then I usually add the inverter; But some examples I have seen do not do this.

  • one year ago
  • one year ago

  • This Question is Open
  1. praveenroyg Group Title
    Best Response
    You've already chosen the best response.
    Medals 0

    Depends on your approach either way is ok. but its always good to think in terms of number of transistors being used. say u have (ab+cd')' its dual will be (a'+b')(c'+d). compare the number of transistors used in both the implementations and decide which one will uses lesser number. because when you are actually working on a chip design, even a single transistor will effect the design

    • one year ago
    • Attachments:

See more questions >>>

Your question is ready. Sign up for free to start getting answers.

spraguer (Moderator)
5 → View Detailed Profile

is replying to Can someone tell me what button the professor is hitting...


  • Teamwork 19 Teammate
  • Problem Solving 19 Hero
  • You have blocked this person.
  • ✔ You're a fan Checking fan status...

Thanks for being so helpful in mathematics. If you are getting quality help, make sure you spread the word about OpenStudy.

This is the testimonial you wrote.
You haven't written a testimonial for Owlfred.