Quantcast

Got Homework?

Connect with other students for help. It's a free community.

  • across
    MIT Grad Student
    Online now
  • laura*
    Helped 1,000 students
    Online now
  • Hero
    College Math Guru
    Online now

Here's the question you clicked on:

55 members online
  • 0 replying
  • 0 viewing

malihe

can anyone tell me please how to design 4_bit full adder with half adder by verilog?

  • one year ago
  • one year ago

  • This Question is Closed
  1. dfordivam
    Best Response
    You've already chosen the best response.
    Medals 1

    First create a module for the half adder, then use two half adders to create the full adder. You may then combine as many full adders as you want. depending upon your requirements the half adder may be behavioral or structural. So the complete thing will look like module half_adder (a , b, o){ ... } module full_adder(a, b, o){ half_adder ha1(...); half_adder ha2(...); } module 4_bit_full_adder(...){ full_adder fa1(...); full_adder fa2(...); full_adder fa3(...); full_adder fa4(...); }

    • one year ago
    • Attachments:

See more questions >>>

Your question is ready. Sign up for free to start getting answers.

spraguer (Moderator)
5 → View Detailed Profile

is replying to Can someone tell me what button the professor is hitting...

23

  • Teamwork 19 Teammate
  • Problem Solving 19 Hero
  • You have blocked this person.
  • ✔ You're a fan Checking fan status...

Thanks for being so helpful in mathematics. If you are getting quality help, make sure you spread the word about OpenStudy.

This is the testimonial you wrote.
You haven't written a testimonial for Owlfred.